Altera Home Page
Literature Licensing
Buy On-Line Download

  Home   |   Products   |   Support   |   End Markets   |   Technology Center   |   Education & Events   |   Corporate   |   Buy On-Line  
  Devices   |   Design Software   |   Intellectual Property   |   Design Services   |   Dev. Kits/Cables   |   Literature  

 CPLDs
      MAX II
      MAX 3000A
      MAX 7000
  
 FPGAs
      Cyclone III
      Cyclone II
      Cyclone
      Stratix III
      Stratix II
      Stratix
      Stratix II GX
      Stratix GX
      Arria GX
  
 Structured ASICs
      HardCopy
  
 By End Market
   End Market
  
 Configuration
      Configuration Devices
  
 Mature Products
      Product Listing
  
 Design Software
   Quartus II
      System-Level Software
      MAX+PLUS II
  
 IP/Embedded Processors
   IP Megafunctions
      Nios II Processor
      Nios Processor
      SOPC Builder
  
 By Technology
   Technologies
  
 By Type
      Application Briefs
      Application Notes
      Conference Papers
      Data Sheets
      Device Pin-Outs
      Errata Sheets
      Functional Specifications
      Manuals
      Release Notes
      Technical Briefs
      User Guides
      White Papers
  
 General Documentation
      Annual Reports
      Brochures
      Customer Notifications
      Design Contest Papers
      Glossary of Altera Terms
      Inserts and Advertorials
      Reliability Report
      SEC Filings
      Selector Guides
      Sparkle Sheets
  
 Email/E-Newsletter Sign Up
      Subscribe Now
      Manage Your Subscriptions
      View E-Newsletter Archives
      News & Views Ezine
  
 Literature Update Sign Up
      Subscribe Now
      Manage Your Subscriptions
      View Recent Updates
      FAQ
  
 RSS/XML News Feeds
      Subscribe Now
  

Plug & Play Signal Integrity Demo Video

Watch this demo video to see how Stratix® II GX FPGAs give you the ability to change the position of backplane cards on the fly with total preservation of signal integrity.  With Plug & Play Signal Integrity, Stratix II GX FPGAs eliminate the painstaking process of manually reconfiguring your backplane equalization.

Using transceivers equipped with an Adaptive Dispersion Compensation Engine (ADCE), Stratix II GX FPGAs:

  • Automatically reconfigure your backplane equalization settings
  • Maintain optimal signal integrity at high data rates
  • Allow for design of truly universal cards that plug into multiple card positions

Next Steps

For in-depth technical information on Stratix II GX Plug & Play Signal Integrity capabilities:

 
Download the ADCE White Paper

  Please Give Us Feedback